

# Characterisation and Temperature Stabilisation of a system with 22000 MPPCs

28.11.2018

5th International Workshop on New  
Photon-Detectors (PD18)




Yuji Sudo (DESY)




AIDA<sup>2020</sup>




# Future Detectors for $e^+ e^-$ Collider Experiments



# ILD for the ILC and Analogue Hadron Calorimeter (AHCAL)




- Millions of channels for the full AHCAL for the ILC







# AHCAL for ILD






- Fully integrated design  
front-end electronics, readout  
voltage supply, LED system for calibration  
no cooling within active layers
- Power-pulsed electronics
- Scalable to full detector (millions of channels)
- **H**CAL **B**ase **U**nit: 36\*36 cm<sup>2</sup>, 144 tiles, 4 ASIC  
slabs of 6 HBUs  
up to 3 slabs per layer
- One set of interface boards per layer



# The Large AHCAL Technological Prototype

- TB at CERN / SPS H2 beam line in 2018
- Large prototype: 38/39 active layers of 72x72cm<sup>2</sup> in steel absorber, ~22000 channels, ~4 $\lambda$



# Outline

Testbeam prototype

- 600 ASICs, 700 configuration parameters each  
MPPC low noise and good uniformity  
→ Simplification of design and operation

Bias adjustment



Channel by channel → Module by module

- Gain uniformity
- AHCAL response to MIP
- Self-triggering capability
- Vop temperature compensation




# Homogeneity of 22000 MPPCs

- 600 MPPCs in a bag ( $V_{op} \pm 100\text{mV}$ )  
Pick 16 MPPCs up and test them at Heidelberg University  
576 MPPCs soldered on PCB at DESY
- Good homogeneity of  $V_{op}$ 
  - No bias voltage adjustment for each MPPC
  - Module by module bias voltage adjustment is enough  
576 MPPCs/module






# Result of Sampling Test at Uni. Heidelberg

dcr @ vbr\_mean+5






xt @ vbr\_mean+5







# Uniformity of Gain on HBU

- Gain of ~22000 MPPCs are within 13-20 (ADC) by module-wise  $V_{\text{bias}}$  adjustment
- Gain in a chip is uniform:  $\text{RMS} < \sim 3\%$




# Response to 40 GeV Muon (MIP Calibration)


- MIP signals are reasonably large
- MIP signal  $>10$  p.e.
- Dead channels  $< 20$  out of  $\sim 22000$



Extracted MIP Constants




ahc\_hitEnergy\_zoom\_all\_channels



# Homogeneity of 22000 MPPCs

- 600 MPPCs in a block  
pick 16 MPPCs uniformly  
576 MPPCs soldered
- Good homogeneity
  - No bias
  - module
  - 576 MPPCs
- Low noise rate
  - common trigger threshold aiming 0.3 MIP  
(0.5 MIP for data analysis)
  - + Uniform light yield of tile
    - Low event rate triggered by noise without any external validation signal



# Temperature Compensation for MPPC

- MPPC gain depends on temperature. Because breakdown voltage depends on temperature.



complete discussion of temperature dependence on gain by HPK.  
[https://hub.hamamatsu.com/sp/hc/resources/Temperature\\_Gain\\_SiPM.pdf](https://hub.hamamatsu.com/sp/hc/resources/Temperature_Gain_SiPM.pdf)

$$\text{Gain} \propto V_{\text{ov}}$$

$$V_{\text{ov}} = V_{\text{bias}} - V_{\text{break down}}$$

- We want to keep  $V_{\text{ov}}$  same as a value at a reference point.  
 Adjust bias voltage against temperature changes.  
 → Automatic HV adjustment


- HPK S13360-1325
- dMIP/dV is  $\sim 1.1\%/DAC$  (1 DAC  $\sim 37mV$ )







# Specification of the S13360 Series

Electrical and optical characteristics (Typ.  $T_a = 25^\circ\text{C}$ , unless otherwise noted)



# HV Adjustment by Power Board on CIB



- The power board has a function of bias voltage adjustment
- Range 0-127 DAC ( $\sim 37\text{mV/DAC}$ ) (in principle covers  $\pm 40^\circ\text{C}$ )
- Implement automatic HV adjust application in DAQ LabView interface



# HV Adjustment

## HV Adjust Value and Temperature vs Time

- Automatic HV adjustment on power board successfully works for Vop correction against temperature changes.
- Routinely running for TB in 2018




# Gain Stability


## Gain and Temperature vs Time

- Gain of MPPCs are successfully stabilized by automatic HV adjustment
- Dispersion of gain is within a precision of gain extraction by multi Gaussian fitting ( $<1\%$ )

lda0\_port1\_module2\_chip512\_chn0



histo\_gain\_chip512\_chn0





# Summary

- Calorimeter system with 22000 MPPCs: smooth commissioning and operation
- Low noise and self-triggered operation with 0.3 MIP sensitivity
- Excellent uniformity of MPPCs: operation at common bias and without channel-by-channel adjustment of voltage, gain or threshold
- Automatic adjustment of common bias voltage to compensate for temperature changes → stable gain within less than  $\pm 1\%$

# backup

# dMIP/dV is larger than dGain/dV of MPPC

- dMIP/dV is  $\sim 1.1\%/DAC$
- but
- dGain/dV of MPPC is  $\sim 0.6\%/DAC$

There is 0.5% gap between dMIP/dV and dGain/dV

- What is considered cause of the gap?


bias voltage dependence on properties of MPPC

- photon detection efficiency
- after pulsing probability
- cross talk probability
- ...

$$V_{ov} = V_{bias} - V_{break\ down}$$

ref. e03\_handbook\_si\_apd\_mppc.pdf

[Figure 2-8] Photon detection efficiency vs. overvoltage



# dMIP/dV is larger than dGain/dV of MPPC

- dMIP/dV is  $\sim 1.1\%/DAC$
- but
- dGain/dV of MPPC is  $\sim 0.6\%/DAC$

There is 0.5% gap between dMIP/dV and dGain/dV

- What is considered cause of the gap?


bias voltage dependence on properties of MPPC

- photon detection efficiency
- after pulsing probability
- cross talk probability
- ...

$$V_{ov} = V_{bias} - V_{break\ down}$$

ref. e03\_handbook\_si\_apd\_mppc.pdf

[Figure 2-7] Afterpulses vs. overvoltage





# dMIP/dV is larger than dGain/dV of MPPC

- dMIP/dV is  $\sim 1.1\%/DAC$
- but
- dGain/dV of MPPC is  $\sim 0.6\%/DAC$

There is 0.5% gap between dMIP/dV and dGain/dV

- What is considered cause of the gap?


bias voltage dependence on properties of MPPC

- photon detection efficiency
- after pulsing probability
- **cross talk probability**
- ...

$$V_{ov} = V_{bias} - V_{break\ down}$$

ref. e03\_handbook\_si\_apd\_mppc.pdf


[Figure 2-11] Crosstalk vs. overvoltage



# HV adjust vs Temperature

- 28th of June – 4th of July 2018
- There are over-lap of 0.2 degree C due to a hysteresis for stabilization around borders of temperature


gra\_hv\_temp



# HV adjust value and Temperature vs Time

28th of June – 4th of July 2018


Ida0\_port1\_module2



# Gain and Temperature vs Time

28th of June – 4th of July 2018


lda0\_port1\_module2\_chip512\_chn0




- Automatic HV adjustment on power board successfully works for the temperature compensation.
- Automatic HV adjustment is included in DAQ chain for TB in 2018.




# gain measurement at Heidelberg



$\Delta\text{Gain}/\text{Gain}$  is  $\sim 1.8\%$  for a single batch



gain @ vbr\_mean+5



gain @ vbr\_mean+5

