




DOM Deployment



The IceCube Neutrino Observatory



Possible Extensions to IceCube




"PINGU" = Precision IceCube Next Generation Upgrade




IceCube DOM Fabrication (3-sites)

Quality of this design was a major key to IceCube's success



- Records PMT Waveform of every "hit"
- Timing synchronization between all DOMs <2ns</p>
- Data/Timing/power over 3.3 km copper pair
- Power consumption ~3W
- Withstand > 8000 PSI freeze-in pressure
- Survive shock-vibration; ships, planes, sleds
- Built-in gel cushioning for PMT & electronics
- ESD proof




Remote Power, Communications and Timing

Everything happens over 3km long AWG#19 copper pairs

46mm Diameter Downhole Cable

RAPCAL
Reciprocal Active Pulse CALibration




Surface clock DOM clock

Power: 100V supplied at surface

Comms: 1Mb/s, half duplex


Timing: <2ns across whole array

IceCube DOM Main board (LBNL)




- High Reliability Components
- Thorough design verification
- ~5 (early) revisions then FROZEN
- DFM- Design for Manufacture
- Good vendor for PCB assembly
- IPC610 Class2 on Class3 line
- PCB: IPC Class3 w/no rework
- HASS screening (Temp & Vibration)
- Built in Self-Test

IceCube DOM Block Diagram




IceCube DOM Block Diagram



Obsolete or unavailable in quantity


Next Generation DOM Block Diagram



Next-Generation Design Upgrades

Change:	IceCube	Upgrade	Rationale
PMT digitizer	triggered record	continuous	new technology allows high speed, low power ADC
Waveform format	fixed length	variable length	digital discriminator detects waveform duration
Local coincidence	hardwired	none	better hit compression; simpler cabling & electronics
DOMs per wire-pair	1 "U" + 1 "T" types	4 identical	easier PDOM manufacture; smaller cables
DOM spacing	17 meters	~5 meters	science requirement of lower v energy threshold
DOM deployment	grips on cable	wire-rope links	shorter spacing allows easier, faster deployment

Next Generation DOM Design



IceCube DOM

KEY:


Component identical

Component eliminated


Component re-designed

Next Gen. DOM

Main Prototyping Sections




PMT Signal Path




Digitizer Prototyping Sequence

(DDC=Digitizer Daughter Card)



Digitizer Readout Firmware



Study: ADC noise, feature extraction, power dissipation, processing requirements

DDC 1 Bench Testing




FPGA Evaluation "SOCKit"

Digitizer Daughter Card "DDC-1"



Noise Comparison Between Candidate ADCs

LTC2153-14 (300 MSPS)




"Noise band": 13 LSB

"Transition Noise": 2.11 LSB RMS

SNR@70MHz in: 68.4 dBFS (310MSPS)

ENOB: 11.07 LSB (70MHz input @310MSPS)

ADS4149 (250MSPS)




.SB Ratio = 1.625

.999 LSB RMS Ratio = 2.1

71.4 dBFS (250MSPS)


11.3 LSB (70MHz input @250MSPS)

DDC2 Front End



INPUT

Single-Differential and Pulse Shaping




Thank You!



SUPPLEMENTAL SLIDES

PINGU String Architecture



IceCube Detail


PINGU String


PINGU Detail

General System Requirements

Requirement	IceCube	PINGU	HEX
Timing	<3ns	Same as IC	Same as IC
LSB	~0.13mv	~0.08mv	~0.08mv
Range (bits)	16	14 compressed?	14 compressed?
Calibration Circuitry	IC flasher	Better Flasher	~Brighter Flasher
Production Calibration	Minimal	Maybe Every Unit	Maybe Sampled
Hole Ice quality	Bubbles	Clearer than IC	Clearer than IC
Sensors-String/quad	60/4	60/8	80/8
PMT	Standard	Hi QE	Hi QE? (double\$)
Wired Coincidence	Yes	No	No
Hole Spacing	125m	~30m	~300m
Vertical Spacing	17m	5m	17m
Hub	ICL	ICL	Top of hole
Drill Design	SES-based	Transitional	Modular


DDC1; LTC2153-14 w/ input shorted






Electronic Subsystems

- 1) Digitizer
- Front End (offset & shaping)
- Communications/Rapcal
- 4) Oscillator
- 5) Logic & Processor
- 6) LV Supply
- 7) HV Supply (maybe on MB)
- 8) PMT Divider
- 9) Flasher




Digitizer Firmware Simplified Block Diagram



- AFI converts 300 Msps DDR from ADC sampler to 75 Msps x 4 SDR.
- TAP generates trigger flags and pipelines data.
- AF_CTRL controls writing to AFM's internal pretrigger and waveform FIFOs.
- PEF CTRL orders data in PEF.
- Final waveform contains adjustable amount of pre-trigger and post-trigger data.


T. Anderson and J. Groh (PSU)

Strawman Compression Calibration





Seven Year Seasonal Construction

Strings Deployed:



Drilling and Deployment Leap-Frog







Surface Cables into ICL

